

Fraunhofer Institute for Integrated Systems and Device Technology IISB

# Examples and Future Perspectives for the Application of TCAD

Dr. Eberhard Bär IISB Annual Symposium 2023 October 12, 2023, Fraunhofer IISB, Erlangen, Germany

#### Contents

#### 1. Introduction

• What is TCAD (technology computer-aided design)?

#### 2. Simulation of process steps

#### 3. TCAD examples

- Simulation of process flows
- Coupling process simulation to device simulation

#### 4. Future perspectives

5. Conclusions



### Introduction What is Technology Computer-aided Design (TCAD)?

- Process and device simulation is used in combination to study different process sequences and to investigate effects of the manufacturing process, e.g., resulting from equipment effects
- The results of process simulation are the devices (transistors, diodes, passive components, ...), given by their:
  - Geometry
  - Doping distribution
  - Spatial distributions of further quantities such as mechanical stress
- These results are fed into device simulation
  - to predict the electrical behavior of the devices
  - to investigate the impact of the processing
- Using this methodology, the process can be tuned in order to achieve the desired device behavior





#### Simulation of Process Steps Steps Used in the Front-end-of-line of Chip Manufacturing





## Simulation of Process Steps Simulation of Lithography

• Printing analysis of EUV multilayer mask defects for 40 nm lines and spaces, simulations with Dr.LiTHO of Fraunhofer IISB





### Simulation of Process Steps Simulation of Etching

- Using the simulated resist as masking layer, etching simulation with the IISB tool ANETCH predicts the shape of the etched structure
- In the example, the transfer of a resist pattern to the underlying layer is shown for isotropic and anisotropic etching (for better visualization, the resist mask is not shown for the etched structures)





## Simulation of Process Steps Simulation of Conventional Sputter Deposition

Sputter deposition at high pressure and at low pressure (target diameter = 200 mm)





## Simulation of Process Steps Simulation of Ion Implantation





## Simulation of Process Flows Simulation of a Fully-depleted Silicon-on-insulator Transistor





#### Simulation of Process Flows Simulation of a Fully-depleted Silicon-on-insulator Transistor

- Plasma equipment simulation (tool ESI-CFD) provides the fluxes of radicals and ions and its variation across the wafer (left figure shows the Cl ions as example)
- Coupled feature-scale simulation of gate patterning with the IISB tool ANETCH provides the corresponding CD values which can be transformed into a frequency distribution (right figure)





#### Coupling Process Simulation to Device Simulation

### Simulation of a Fully-depleted Silicon-on-insulator Transistor

- Device simulation (Synopsys Sentaurus) provides the relation between CD and threshold voltage (left figure)
- Using the frequency distribution of the CD values then allows one to determine the probability distribution of the threshold voltage (right figure shown for NMOS)





#### Simulation of Process Flows

### **Process Simulation of a Stacked Nanowire Field Effect Transistor (NW-FET)**

- The structure consists of two silicon nanowires fabricated out of a silicon-on-insulator (SOI) substrate
- Width of the nanowires  $\approx$  10 nm
- The gate electrode is fabricated as a high-k metal-gate stack
- The source and drain regions have been fabricated by epitaxy, leading to the faceted raised source/drain contacts



NW-FET structure after fabrication of gate electrode and tungsten plug as device contact in 3D view (left) and cross sections along and vertical to the wires (middle and right)



Simulations were carried out with Synopsys Sentaurus

#### **Coupling Process Simulation to Device Simulation**

### **Device Simulation of a Stacked Nanowire Field Effect Transistor**

- Extraction of the electrical characteristics
- Example shows simulated static transfer characteristics for NMOS transistor (curves on the right side) and PMOS transistor (curves on the left side)
- The curves are shown for source drain voltages in the linear and in the saturation regime





#### Simulation of Process Flows

### Variation of Stacked Nanowire Field Effect Transistor Performance (1)

- Variations for the inner spacers are due to the variations of the germanium content x<sub>Ge</sub> of the Si-Ge sacrificial layer used within the process flow
- Influence of these variations on the device behavior has been studied by means of numerical simulations





Across-wafer distribution of germanium content



#### Coupling Process Simulation to Device Simulation

Variation of Stacked Nanowire Field Effect Transistor Performance (2)



Dependence of the threshold voltage on the germanium content  $x_{Ge}$  of the sacrificial layer



## Future Perspectives Simulation of Advanced Nanostructures (1)

- Example: atomistic process simulation of chemical vapor deposition (CVD) on a nanowire structure
- Appropriate interfaces are needed to feed these results into the simulation of the complete process flows
- Such interfaces have been developed within the project MUNDFAB (Modeling Unconventional Nanoscaled Device FABrication), <u>www.mundfab.eu</u>
- Left: atomistic simulation with the tool MulSKIPS from CNR-IMM, Catania, of Si CVD growth with SiH<sub>2</sub>Cl<sub>2</sub>, HCl and H<sub>2</sub> precursors, the deposited layer shows faceting
- Right: structure converted to a continuum description based on entities given as polyhedrons





## Future Perspectives Simulation of Advanced Nanostructures (2)

- 3D process and device simulations of vertical junctionless Gate-all-around nanowire FETs (Synopsys Sentaurus)
- Thinning of the nanowires to the desired diameter is obtained by sacrificial wet oxidation, followed by dry oxidation to grow the gate oxide
- The silicidation steps has been simulated with MulSKIPS, interfacing with the simulation of the other process steps has been carried out with MUNDFAB tools





Figure: Larrieu et al., Nanoscale, 2013



## Future Perspectives Simulation of Advanced Nanostructures (3)

- Doping concentration computed using the ChargedPair diffusion model and the three-phase segregation model4 with the parameter set from Sentaurus AdvancedCalibration U-2022.12
- In the device simulation, the influence of fixed charges at the interface between silicon and silicon oxide is considered
- For the transfer characteristics, including the interface charges leads to better agreement between simulation and measured data





## Future Perspectives TCAD Tool Development and Application

- For future work and projects, particularly the following is on our agenda:
  - Model and tool development for devices based on silicon carbide (SiC) and other wide-bandgap materials
  - TCAD extensions and applications for quantum computing and sensing



Simulated distribution of the electric field for a guard ring structure used for SiC high-voltage devices



#### Conclusions

- By combining process and device simulation, TCAD allows one to study process sequences and to investigate the impact of the manufacturing process and its parameters on the device characteristics
  - Process parameters can be tuned to obtain devices with the desired behavior
  - Variations of the processes can be mapped onto variations of the device characteristics
- For simulating the manufacturing of advanced devices, sophisticated physical and chemical models for the evolution of geometry and doping are required
- Besides the capabilities of the models, software integration and interfaces between different simulation tools are needed for running full process sequences in a chain up to device simulation
- At the IISB, commercial software tools are used in combination with inhouse and third-party simulation modules
- Future work will particularly focus on wide-bandgap devices and TCAD for quantum computing and sensing







Fraunhofer Institute for Integrated Systems and Device Technology IISB

### Contact

Dr. Eberhard Bär Modeling and Artificial Intelligence / TCAD Tel. +49 9131 761 217 eberhard.baer@iisb.fraunhofer.de