





Jannik Schwarberg



Lateral pin-Diodes on 4H-SiC a-Plane Wafers

Motivation for lateral pin-diodes on 4H-SiC a-plane wafers





Utilization of a-plane wafers enables wafer-scale resonant excitation
Devices designs must be adapted for changed crystal lattice



N.T. Son, et al., Appl. Phys. Lett. 116 (2020) 190501.
D. Scheller, J.H. Schwarberg, et al., Phys. Rev. Applied 24 (2025). 014036.





Key CMOS processes like epitaxial layer growth and thermal oxidation are transferred to a-plane wafers



A wafer scale CMOS process on 35 mm a-plane substrates was established





All manufactured devices show good electrical properties with low deviations
At cryogenic temperatures frozen-out dopants must be re-ionized by the electric field







Interfaces and defects in insulation layers overshadow emission of surface-near color centers


Improved device design for better SNR



V_{Si} can be generated and measured with good SNR in lateral pin-diodes on 4H-SiC a-plane wafers



Quantum Integrated Photonik Circuit



Thank you for your kind attention!



Jannik Schwarberg

jannik.schwarberg@fau.de 

+49 9131 85-28636 

www.leb.tf.fau.de 

FAU Erlangen-Nürnberg

Lehrstuhl für Elektronische Bauelemente (LEB)

Cauerstraße 6, 91058 Erlangen

